Introduction
Instability of amorphous oxide thin film transistors (TFT) has been extensively studied due to its practical applications (1) (2) . It is known that main environmental stresses that cause instable characteristics of TFTs are the gate bias stress and the light illumination. Numbers of studies reported the gate bias (V GS ) stress instability of amorphous InGaZnO (a-IGZO) TFTs without and with light illumination (1) . One of the key factors that affect the instability of TFT device is gate dielectric material. Lee et al. reported about the influence of gate dielectrics on electrical characteristic of a-IGZO TFTs with SiN x and SiO x dielectrics (3). In this paper, we investigated the effect of SiO x /SiN x stacked gate dielectric structure to the electrical characteristic of TFTs and its electrical instability to the environmental stresses.
Experiment
In this paper, instability of a-IGZO TFTs having two different gate dielectric materials (Sample 1: SiN x , Sample 2: SiO x /SiN x ) were investigated. Investigation on instability of TFTs was performed by two environmental stress tests such as gate bias stress and gate bias stress with light illumination. Gate bias stress tests included positive bias stress (PBS) and negative bias stress (NBS). Gate bias stresses of +10 V, +20 V and +30 V were applied for 3600 sec in positive bias stress test. In negative bias stress test, the same condition was applied except gate bias stress (-10 V, -20 V and -30 V). On gate bias stress with light illumination test, light illumination was also applied to the device while proceeding PBS and NBS test. The transfer characteristics were measured at the drain voltage of 2.1 V. The structure of a-IGZO TFTs in this research is fabricated as the conventional staggered bottom gate structure shown in Figure 1 . The gate is fabricated on the glass substrate by sputtering with 250 nm thickness. For gate dielectric, there are two different structures, single SiN x layer with a thickness of 470 nm and SiO x /SiN x (50 nm/375 nm) stacked layer fabricated by plasma enhanced chemical vapor deposition (PECVD) method. The 40-nm-thick IGZO layer was then deposited by sputtering using a polycrystalline In 2 Ga 2 ZnO 7 target. Here, the channel width (W) was 25 µm and the channel length (L) was 100 µm. 
Results and Discussion
At first, we investigated the initial transfer characteristics of the samples and they are shown in Figure 2 . Electrical characteristic values of samples such as mobility, subthreshold swing (S SUB ), threshold voltage (V th ) and density of total trap states at the channel/gate dielectric interface (N it ) are measured and summarized in Table 1 . N it is extracted from the equation (4):
where e is the Euler's number, k is the Boltzmann constant, T is the absolute temperature, q is the charge of an electron and C ox is the gate dielectric capacitance per unit area. In PBS test, we can see the positive V th shift phenomenon in both Sample 1 and Sample 2. However, the amount of V th variation (∆V th ) was larger in Sample 2 as presented in Figure 3 . The reason that Sample 2 had larger instability than Sample 1 to the given stress is caused by a larger value of N it that Sample 2 has. This indicates there are more trap states in Sample 2's dielectric/channel interface and larger number of carriers can be trapped at those trap states. In NBS test, no significant variation in electrical properties for both samples was observed. Since both samples are n-type oxide semiconductor, there are negligible holes to bring significant change in this test (5) . 
2) Gate bias stress test with light illumination
In PBS test with light illumination (PBIS), ∆V th was significantly reduced compared to the result of PBS. The reason can be explained by increased carrier detrapping rate (6) . As a result, both samples show decreased ∆V th as shown in Figure 4 (a) . Here, the difference of ∆V th between dark and light illumination is larger in Sample 2. The reason for larger ∆V th in Sample 2 is that Sample 2 has larger N it . Since there are more trapped carriers, the number of detrapping carriers by light illumination is increased resulting in larger difference of ∆V th . In NBS test with light illumination (NBIS), negative V th shift is also observed. The mechanism of negative V th shift is explained by photo-desorption of the absorbed oxygen ions onto the channel surface and photo-created hole carrier trapping at the channel/gate dielectric interface (6) . As it is represented in Figure 4 (b) , for example, the difference of ∆V th between dark and illumination test for Sample 1 and Sample 2 are -2.8 V and -4 V, respectively when gate bias stress is -30 V. The phenomenon can be explained by different N it that each sample has. The difference of ∆V th between dark and illumination test is increased in Sample 2 because larger number of trap states can be excited by light illumination resulting in more delocalized free electrons in the conduction band (7) .
From the result of two electrical environmental tests, we could see worse instability on Sample 2 than Sample 1. The reason that Sample 2 has more N it is assumed by structural/material difference, additional gate material SiO x on top of SiN x . It is reported that transistor that has SiO x as gate single dielectric layer showed worse instability than the transistor with SiN x single gate dielectric layer (4) . From that result, we concluded SiO x gate dielectric has more trap states than SiN x and this affected larger N it in Sample 2. 
Conclusion
In this paper, we investigated the effect of SiO x /SiN x stacked gate dielectric material and structure on the instability of a-IGZO TFTs. For both gate bias stress test and gate bias stress test with light illumination, Sample 2 (SiO x /SiN x stacked gate dielectric structure) showed larger electrical characteristic variation than Sample 1 (reference sample of single SiN x gate dielectric layer). We assumed that it was due to the larger N it from additional SiO x gate dielectric layer at the channel/gate dielectric interface. From the result, it can be concluded that the TFT with stacked gate dielectric layer had larger instability due to the increase of interface layer and it was highly affected by N it .
